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1571 ABSTRACT 
Memory device for two-dimensional radiant energy 
array computers in which the memory device stores 
digital information in an input array of radiant energy 
digital signals that are characterized by ordered rows 
and columns. The memory device includes a radiant 
energy logic storing device having a pair of input sur- 
face locations for receiving a pair of separate radiant 
energy digital signal arrays and an output surface loca- 
tion adapted to transmit a radiant energy digital signal 
array and a regenerative feedback device that couples 
one of the input surface locations to the output surface 
location in a manner for causing regenerative feedback. 
11 Claims, 47 Drawing Figures 
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data array. Erase or clock array inputs are provided and 
may be responsive to masks for selectively erasing or 
storing portions of data images. One memory disclosed 
is analogous to a gated R/S flip-flop. Such flip-flops 
5 may be arranged in a counting chain. Counting masks 
MEMORY DEVICE FOR TWO-DIMENSIONAL 
RADIANT ENERGY ARRAY COMPUTERS 
ORIGIN O F  THE INVENTION 
2 
The invention described herein was made by employ- 
ees of the United States Government and may be manu- 
factured and used by or for the Government for govern- 
mental purposes without the payment of any royalties 
thereon or therefor. 
This is a division of application Ser. No. 468,614, filed 
May 8, 1974, now U.S. Pat. No. 3,996,455. 
FIELD O F  THE INVENTION 
The present invention relates to memory devices 
having arrays of radiant energy signal sources which 
are used for storing digital information in digital com- 
Duters. 
and set mask inputs are provided for setting selective 
portions of array data and for counting only in selected 
portions of said array data. 
A computer system utilizes the logical devices in an 
10 arithmetic unit and the memory devices in a memory 
unit and assorted registers. An instruction register coop- 
erates with an instruction decoder and memory address 
decoder. The instruction register may contain radiant 
energy arrays indicative of which data array elements 
15 are to be operated on by which devices of the arithmetic 
unit and which memory locations are to supply which 
data elements. Thus, there may be a different instruction 
and different memory addresses involved for each sig- 
" .  
Conventional digital computers are composed of de- vantages of the present invention will become apparent 
vices which perform logical operations on one- upon consideration of the following detailed description 
dimensional electrical binary signals. Such conventional of several specific 'embodiments thereof, especially 
digital computers are used to process large two-dimen- when taken in conjunction with the accompanying 
sional image or array data only with great difficulty 25 drawings. 
BRIEF DESCRIPTION O F  THE DRAWING since, in general, point-by-point scanning or interroga- tion of the images or arrays is required to convert the 
image data to a serial data stream suitable for digital FIG. 1 is a schematic cross-sectional view of a part of 
computer processing. While devices having an optical a two-dimensional gate device employing an output 
array radiant energy input and an optical array output, 30 array of discrete light sources; 
such as image intensifiers, have been available for some FIG. 2 is a view similar to FIG. 1 of a two-dimen- 
time, to our knowledge no devices have heretofore sional OR gate device employing similar output light 
existed having digital radiant energy array inputs and sources; 
deriving a digital radiant energy array output according FIG. 3 is a view similar to FIG. 1 showing in different 
to desired logical operations. 35 parts thereof an alternate embodiment of a two-dimen- 
The impetus toward development of two-dimensional sional AND gate device and OR gate device employing 
digital computing devices and systems has come from a phosphor output screen; 
the orders of magnitude of speed advantage which can FIG. 4 is a view similar to FIG. 1 of an alternate 
be obtained by processing the one million or more pic- embodiment of a two-dimensional AND gate device 
ture elements of satellite gathered earth observations 40 employing an electroluminescent output layer; 
imagery in parallel. In particular, the speed advantages FIG. 5 is a view similar to FIG. 1 of an alternate 
may permit such computers to be carried on board embodiment of an OR gate device employing an elec- 
future weather and natural resource observation satel- troluminescent layer; 
lites. Furthermore, two-dimensional computers have a FIG. 6 is a view similar to FIG. 1 of a logic gate 
broad application for many problems not related to real 45 employing a liquid crystal for optical transmission; 
images throughout the various scientific disciplines FIG. 7 is a view similar to FIG. 1 of alternate embodi- 
where large order two-dimensional array data is to be ment of a two-dimensional AND gate employing a 
processed. liquid crystal for optical reflection; 
It is an object of the present invention to provide a FIG. 8 is a view similar to FIG. 1 of an inverter utiliz- 
memory device for two-dimensional radiant energy 50 ing a shield; 
array computers. FIG. 9 is a schematic cross-sectional view of a two-di- 
It is a further object of this invention to provide mem- mensional device for reformatting radiant energy array 
ory devices for performing storage and erase operations signals; 
on arrays of radiant energy signals. FIG. 10 is a schematic cross-sectional view of a com- 
regenerative feedback memory device for storing and FIG. 11 is a schematic side view of a system employ- 
erasing arrays of radiant energy signals. ing two combiner/duplicators, one as a combiner and 
It is yet another object of the present invention to one as a duplicator in conjunction with a two-input gate 
provide a memory device for storing and erasing arrays device; 
of radiant energy signals using two-dimensional radiant 60 FIG. lla indicates symbols used to describe FIG. 11; 
energy array logic devices. FIG. llb is a view of the input surface of the two- 
A still further object of the instant invention to pro- 
vide a memory device for storing and erasing arrays of FIG. llc is a view of the output surface of the two- 
radiant energy signals responding to erase or clock 
array inputs. FIG. 12 is a schematic isometric view of a row in- 
Memory devices for radiant energy digital arrays are 
built of the logic gate devices and incorporate regenera- FIG. 13 is a schematic isometric view of a 90" twister; 
tive digital feedback excited by one digital state of a FIG. 14 is a schematic isometric view of a transposer; 
It is another object of this invention to provide a 55 binedduplicator; 
input gate device; 
input gate device; 
verter; 
65 
4,052,705 
3 4 
FIG. 15 is a schematic isometric view of a magnifier FIG. 320 is a schematic diagram of an instruction 
conduit bundle for one input signal element; source including a memory address decoder; and 
FIG. 16 is a schematic isometric view of one embodi- FIG. 326 is a schematic diagram of a memory data 
ment of a magnifier constructed of the conduit bundles source responsive to the memory address decoder of 
of FIG. 15 having one input surface and four output 5 FIG. 32u. 
DETAILED DESCRIPTION OF THE DRAWING 
surfaces; 
FIG. 16a is an elevation view of the input surface of 
FIG. 16; Referring to FIGS. 1-7, two-dimensional logic array 
FIG. 166 is an elevation view of the fourth output devices are provided responsive to spaced apart radiant 
surface of FIG. 16; 10 energy optical digital signal arrays A and B. Arrays A 
FIG. 17 is a schematic isometric view of another and B are generally rectangular, although usually 
embodiment of a magnifier constructed of the conduits square, and have digital optical signal elements &land 
of FIG. 15 and having input and output surfaces; B~jarranged in ordered rows and columns. The sub- 
FIG. 17a is an elevation view of the magnifier input scripts I and J refer respectively to the row and column 
surface of FIG. 17; l5 of each element location within the respective arrays. 
FIG. 176 is an elevation view of the magnifier output By digital optical signals is meant that the optical signals 
surface of FIG. 17; of the arrays have two amplitude level states in corre- 
a “spiller”; 
FIG. 246 is a chart of the states of the input, output 
and two intermediate arrays for successive iterations in 45 
FIG. 18 is a cross-sectional view of one embodiment 
of a linear slider; 
FIG. 19 is a schematic isometric view of an alternate 2o 
embodiment of a linear slider; 
FIG. 20 is a side view of a cyclical slider which is 
similar to the linear slider of FIG. 19; 
FIG. 214 is a schematic view of a system of sliders 
having a plurality of stages; 
FIG. 21b is a schematic view of one of the stages of 
FIG. 21a; 
FIG. 22 is a schematic isometric view of one embodi- 
ment of a “sweeper” employing “slider” feedback to an 3o 
input surface; 
FIG. 220 is a schematic front view of the input sur- 
face of FIG. 22; 
FIG. 23 is a schematic isometric view of an alternate 
embodiment of a sweeper also employing slider feed- 35 
back to an input surface; 
FIG. 230 is a schematic front view of the input sur- 
face of FIG. 23; 
FIG. 24 is a schematic isometric view of a “contrac- 
25 
of example, the input images appearing at input arrays 
A and B are respectively conveyed by interleaved fiber 
optic bundles 4Oa and 406 to insure proper registration 
spondence with two digital states. A convenient pair of 
amplitude levels is such that optical energy is either 
present or absent at a given position corresponding with 
an element; the presence of optical energy corresponds 
to a digital one state and the absence of optical energy 
corresponds to a digital zero state. 
The logic array devices perform a desired logic oper- 
ation on corresponding signals of the input arrays A and 
B to form an output array 0 which is also arranged in 
ordered rows and columns. 
By performing logic operations on corresponding 
signals of the input arrays A and B, it is meant that the 
logical state of signals residing for example at the third 
row and second column in array A and array B are 
combined to determine the logical state of the signal 
residing in the third row and second column of the 
output array 0, according to some logical rule such as 
OR, AND etc. Thus, each signal at a given row and 
column position, OIJ, has a digital state dependent only 
on the digital states of the input elements &and BIJat 
the same row and column position. 
.- 
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In FIG. 1, one embodiment of an AND gate device 48 
is illustrated. AND gate device 48 comprises a com- 
bined array receiving surface 42 having a combined 
array of photoconductor elements arranged on a single 
substrate 43 in a manner to be responsive to each of the 
input sets 44. There is a photoconductor element 46 
responsive to each input signal AIJ. Since, as previously 
discussed, input set 44 is made up of input elements from 
both input arrays A and B, there is also a photoconduc- 
tor element 50 responsive to each input signal BIJ. Thus, 
individual corresponding photoconductor elements 46 
and 50 are also arranged next to one another in an array 
that is in correspondence with the sets 44. The AND 
gate device 48 also has an output surface 54 having an 
array of discrete light sources 56 activated by corre- 
sponding electric signals controlled by the photocon- 
ductor elements 46 and 50; sources 56 are preferably 
light emitting diodes. Light emitting diodes 56 are car- 
ried by a substrate 57 which is disposed parallel to and 
opposite substrate 43 and the diodes are arranged in 
ordered rows and columns as best illustrated in FIG. 
llc. Corresponding input photoconductor elements 46 
and 50 and output light emitting diodes 56 are con- 
nected in series circuits 49 with a voltage source 58 
whereby the light emitting diodes 56 are energized with 
voltage and consequently emit light only if both corre- 
sponding photoconductor elements 46 and 50 are driven 
into conduction by light impinging thereon to selec- 
tively complete the electrical series circuits 49. 
In FIGS. 1-3, opposed pairs of conducting electrodes 
are disposed on the top and bottom of photoconductor 
elements 46 and 50. One electrode of each of the photo- 
conductor element 46 is connected to a planar voltage 
bus 60 from source 58 via leads 62. Also, one electrode 
of each of the light emitting diodes 56 is connected to a 
planar return voltage bus 64 via leads 66. The voltage 
busses 60 and 64 lie between the substrates 43 and 57. 
The other electrodes of the light emitting diodes are 
connected to one electrode of the photoconductor ele- 
ment 50 via leads 68 and the other electrodes of the 
photoconductor elements 50 and 46 are connected to- 
gether by jumpers 70. The gate device 48 is thus seen to 
comprise an array of electrical circuits 49 responsive to 
corresponding input optical signals AIJand BIJwhereby 
photoconductor elements 46 and 50 are selectively 
driven into conduction by the presence of optical en- 
ergy, corresponding to digital one, from both AIJ and 
BIJ to complete the electrical circuits and excite the 
light emitting diodes 56 to thereby provide a corre- 
sponding digital output of OIJ. 
In FIG. 2 an OR gate device 72 is shown which is 
similar in construction to the AND gate device 48 ex- 
cept that corresponding photoconductor elements 46 
and 50 are connected in parallel instead of series. Thus, 
light impinging on either or both of the photoconductor 
elements 46 and 50 completes an electrical circuit and 
activates the light emitting diode 56. As in FIG. 1, one 
electrode of the photoconductor element 46 is con- 
nected to the voltage bus 60 via leads 62 and one elec- 
trode of light emitting diodes 56 is connected to voltage 
return bus 64 via leads 66. However, the other electrode 
of the photoconductor element 50 is connected to volt- 
age bus 60 via leads 74 and the jumpers 70 connecting 
photoconductor elements 46 and 50 are also connected 
to the other electrode of light emitting diodes 56 via 
leads 76. The OR gate device 72 may be seen to com- 
prise an array of parallel circuits 78. 
6 
FIG. 3 illustrates an alternate gate device 79 utilizing 
an electrode array of electrode elements 80 arranged on 
a dielectric substrate 81 between the input substrate 43 
and an output distributed light source phosphor screen 
5 82 for selectively accelerating electrons to the phosphor 
screen. The device is suitably enclosed in a transparent 
envelope as of glass, not shown, to enable at least the 
space 83 between the electrode substrate 81 and the 
phosphor screen to be evacuated. For convenience, two 
10 different circuits 84 and 86 are illustrated in the device 
79. Circuit 84 is a series circuit and corresponds to an 
AND gate device while circuit 86 is a parallel circuit 
and corresponds to an OR gate device. In circuit 84 one 
electrode of the series connected photoconductors is 
15 connected to accelerating electrodes 80 via leads 88 in 
order to conduct negative accelerating voltage thereto 
from source 58 when both photoconductors 46 and 50 
are driven into conduction by input “digital one” opti- 
cal energy. A filament 90 situated between the elec- 
20 trodes and the phosphor screen supplies electrons to the 
space 83. A transparent electrode 102, such as a grid or 
mesh, which is connected to the positive voltage side of 
source 58 via lead 64, maintains the phosphor screen at 
a positive potential. In the operation of gate device 79 
25 the input digital optical signal &and BIJare converted 
to an electrical array of signals on electrodes 80. These 
electrical signals in turn are transduced to optical sig- 
nals by the electron discharge device comprising the 
evacuated space 83 in which electrons are selectively 
FIG. 4 illustrates an alternate AND gate device 92 
utilizing a distributed light source electroluminescent 
output layer 94. Also illustrated is an alternate configu- 
ration of the series connection of photoconductor ele- 
35 ments 46 and 50. Therein the photoconductor arrays are 
such that the corresponding photoconductor elements 
46 and 50 are axially as well as vertically spaced. A 
rectangular array of photoconductor elements 46 is 
sandwiched between a first planar transparent electrode 
40 %, the front surface of which is the combined array 
input surface 42, and an electrode comprising an array 
of spaced transparent conducting elements 98 bridge 
corresponding photoconductor elements 46 and 50. The 
bridging conducting elements 98 are carried by a dielec- 
45 tric substrate 100. Photoconductor array elements 50 
are sandwiched between bridging elements 98 and the 
electroluminescent layer 94, with a photoconductor 
back surface 99 of layer 94 abutting photoconductor 
elements 50. A planar transparent electrode 102 is pro- 
50 vided on the opposite side of electroluminescent layer 
94 as an output surface. Planar transparent opposed 
electrodes % and 102 are connected to a suitable volt- 
age source 58, as of 60 Hz a.c., by leads 104 and 106, 
respectively, for selectively activating the portions 107 
55 of the electroluminescent layer 94 which abut the pho- 
toconductor elements 50. The transparent electrodes 
may be constructed of extremely thin metallic layers or 
very fine wire mesh. The AND gate array device 92 
comprises a rectangular array of the series electrical 
60 circuits 95, each including the voltage source 58, the 
electrode 42, a photoconductor element 46, a bridging 
element 98, a corresponding photoconductor element 
50, an electroluminescent layer portion 107 and the 
electrode 102. When both photoconductor element 46 is 
65 excited into conduction by a digital one optical signal 
AIJpassing through electrode 42 and the corresponding 
photoconductor element 50 is excited into conduction 
by a digital one optical signal BIJpassing through elec- 
30 accelerated to the phosphor screen 82. 
7 
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trode 42 and bridging element 98 the electrical circuit is 
completed and the portion I07 emits light 0,~corre- 
sponding to a digital one output signal 01) 
In FIG. 5 is illustrated an alternate embodiment of an 
OR gate device lldli composed of an array of parallel 
circuits 112 for selectively activating portion BO7 of 
electroluminescent layer 94. Therein corresponding 
photoconductor elements 4-6 and 50 are sandwiched in 
side-by-side relationship between the front transparent 
electrode 416 and a corresponding one of the array of 
bridging electrode conducting elements 98. The bridg- 
ing elements 98, which are secured to the electrolumi- 
nescent layer 94 as by deposition or with a suitable 
adhesive, define electroluminescent layer portions BO4 
between each of the bridging elements and the transpar- 
ent back electrode 102. The portions 107 are selectively 
excited in the circuits 112 to emit output light signals 
OIJwhen either a photoconductor element 46 is driven 
into conduction by an input digital one signal at A ~ o r  
the corresponding photoconductor element §0 is driven 
into conduction by an input digital one signal at BIJ. 
FIG. 6 illustrates an alternate gate device 118 utilizing 
the transmission mode of a liquid crystal 126) which is 
contained in a suitable transparent glass envelope, not 
shown. As is well known the presence of voltage across 
a liquid crystal lends eo make the crystal appear cloudy. 
When the crystal is cloudy, light is transmitted there- 
through only with great attenuation and a significant 
amount of input light is also backscattered or reflected. 
In the gate device 118, a rectangular array of photocon- 
ductor elements 46, responsive to the rectangular array 
of input optical signals A I j ,  selectively controls the 
application of voltage from source 58 to portions 122 of 
the liquid in an array of circuits 1% to influence the: 
transmission of the optical signals BIJ through the por- 
tions 122. The rectangular array of photoconductor 
element 4-6 is sandwiched between the transparent front 
planar electrode 96 and the array of transparent bridg- 
ing electrode 98. The bridging elements 98, which are 
adhesively secured to the envelope of liquid crystal 120, 
define the crystal portions 1122 between the bridging 
electrodes 98 and the back planar transparent electrode 
102 which are in the transmission path of signals BIJ. 
When photoconductors 46 are driven into conduction 
by light signals 1915, the circuits 17.4 are completed, 
exciting the liquid crystal portions 122 into a cloudy 
state wherein the light from BIJ which passes through 
the crystal to form the output signals QIJis so attenuated 
as to be considered digital zero. Thus the output signal 
QIJ is digital one only if the input signal AIJ is digital 
zero (where the crystal is clear when free of voltage 
excitation) and the BIJ signal is digital one. Therefore 
the logic device may be represented by an AND gate 
device in combination with an inverter device for one of 
the inputs to the AND device. 
The gate device 130 of FIG. 7 is an AND gate device 
which is identical in construction to the device of FIG. 
6 except that the output signal is taken as that optical 
signal from ]BIJwhich is reflected or backscattered from 
the liquid crystal portions 122. By conveying the inci- 
dent signal BIJby a fiber optic conduit 132 to the device 
input surface 42 and receiving the resultant signal re- 
flected from the crystal 122 by conduit 134 adjacent 
conduit 132, direct signal coupling between BIJand OIJ 
is avoided. Also it is possible to separate the incident 
signal BIJand reflected signal OIJwith a partially reflect- 
ing, partially transmitting tilted half silvered mirror in a 
well known manner. In the operation of the AND gate 
device 130, when AIJ has digital one optical energy 
which causes the corresponding crystal portion 122 to 
be cloudy, and BIJ has digital one optical energy, a 
sufficient amount of the BNsignal is received by conduit 
5 134 to consider oIJ to be digital one. 
In FIG. 8 an inverter device 138 responds to a single 
input optical array of signals AIJ for forming output 
signals Q I j  of the opposite digital states. Therein the 
rectangular array of photoconductor elements 46 is 
10 sandwiched between a transparent resistive layer 140 
and a distributed electrically responsive light source 
such as the electroluminescent layer 94. The transparent 
front and back electrodes 96 and 102 are respectively 
positioned at the front of the resistive layer 140 and the 
15 back of the electroluminescent layer 84. A suitable po- 
tential as of 60 Hz a.c. from source 58 impressed across 
the transparent electrodes via leads 104 and 106 is 
chosen of sufficient strength to excite the electrolumi- 
nescent layer 9% to emit light when the photoconductor 
20 elements 46 are in a conducting state. Photoconductor 
elements 46 are positioned in electrical contact with a 
mesh voltage bus 142 which is connected to the same 
&de of voltage source 58 as is back planar electrode 102. 
Therefore when photoconductor elements 46 are 
25 driven into conduction by the impingment of digital one 
optical energy signal at AIJ, electroluminescent layer 
portions 107 defined between the back of a photocon- 
ductor element 46 and the back planar electrode 102 
have no potential difference across them. Consequently 
30 no light output is emitted, the potential of voltage 
source 50 instead appears across portions I44 of the 
resistive layer defined between the front of a photocon- 
ductor and the front electrode 96. Thus only when 
digital zero are portions 107 excited to emit light. 
35 The photoconductor element 46 when driven into con- 
duction form a selective shield. Numerous other tech- 
niques, not illustrated, may be used to make an inverter. 
For example the electroluminescent layer may be re- 
placed with the electron acceleration space 83 and 
4.0 phosphor screen 82 of FIG. 3. Also an array of photo- 
transistors may be used in lieu of the photoconductor 
elements 45. For example in any of the aforementioned 
two-input gate embodiments, the photoconductor ele- 
ments 46 and/or 50 may be replaced with suitable pho- 
45 totransistors to form an element which electrically con- 
ducts only in the absence of the input light energy. 
The two-input gates described are conveniently pro- 
duced as planar devices defined between the combined 
array input surface 42 and the output surface 54, and the 
50 interleaved fiber optic input signal conduits 4 0 ~  and $06 
are conveniently incorporated into the combining de- 
vice 160 illustrated in FIG. PI). Therein, the combining 
device 160 has an input surface 162 adapted to abut the 
output surface M of one gate and a second input surface 
55 164 vertically spaced below surface 162 which is 
adapted to abut the output siirface 54 of a second gate. 
The interleaved fiber optic conduits 40a and 406 span 
respectively from the surfaces I62 and R65 to the com- 
bined array output surface 166 which is adapted to abut 
60 the input surface 42 of a two-input gate. The respective 
input signals to array surfaces 162 and 164 at corre- 
sponding row and column positions are conveyed by 
the interleaved conduits 4 0 ~  and a b  to neighboring 
locations to form the combined array of sets 44. 
By appropriately choosing the relative areas encom- 
passed by the radiant energy input and output signals of 
the two-input gates the combiner device 160 may be 
used as a duplicator device as well. FIGS. 11, lla, PEb 
65 
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and llc are illustrative. Therein, one combiner/duplica- 
tor device 170 is used in the duplicator mode and an 
oppositely facing combiner/duplicator device 172 is 
used in the combiner mode. In the illustrated embodi- 
ment the interleaved conduits 4Oa and 406 of the com- 
biner/duplicator devices are tapered or frusto-conical 
to serve as smooth transitions between a large diameter 
or aperture size 174 at surfaces 162 and 164 to a smaller 
diameter or aperture size 176 at surface 166. The aper- 
tures of photoconductor elements 46 and 50 at the gate 
input surface 42 are also of size 176, while the gates are 
so constructed that each output signal OIJ illuminates 
the entire aperture size 174. The sets 44 are arranged so 
that the neighboring corresponding two small apertures 
of size 176 are encompassed by the aperture size 174. 
Thus with a gate output surface 54 abutting the com- 
biner/duplicator combined array surface 166 the gate 
output signal AIJ (which serves as an input signal to 
duplicator 170) from one large sized aperture 174 is 
directed into two neighboring small sized apertures (44) 
and thence to two interleaved conduits 4Oa and 406. 
Therefore the input signal array A to combiner/du- 
plicator 170 is duplicated at the two vertically spaced 
apart array surfaces 162 and 164. 
The combiner 172 of FIG. 11 may receive inputs to 
spaced apart array surfaces 162 and 164 from a gate 
output surface 54 or a duplicator output surface 162 or 
164. As should be apparent, "one-input" gates 178 such 
as the inverter 138 have input surfaces 180 having aper- 
tures of the same size as the gate output surfaces 54 in 
order to receive inputs from a duplicator output surface 
164 or a gate output surface 54. 
FIG. lln illustrates the symbology which will be used 
throughout the later discussion. The combiner 170 and 
duplicator 172 are each represented by the trapezoids 
182 with opposed short and long sides. The short side 
corresponds to the surface 166 while the top and bottom 
halves of the long side respectively correspond to the 
surfaces 162 and 164. The one and two-input gates are 
represented by the rectangles 184. An appropriate label 
within a rectangle 184 such as OR, AND, NAND, 
NOR, XOR, NOT will indicate the functional charac- 
teristics of the gate. Often it is not possible to directly 
abut gate surfaces and an array of fiber optic conduits of 
size 174 represented by the two parallel line image bus 
symbols 186 are used to couple gate surfaces. The vari- 
ous symbols are occasionally drawn as isometric figures 
to aid in illustrating the two-dimensional nature of the 
signal arrays being operated on. 
As an alternative to forming combiners and duplica- 
tors of tapered interleaved conduits 4Oa and 406, as 
illustrated in FIG. 11, the conduits may be formed of 
substantially constant cross-section interleaved conduits 
of size 174. In that event, when interfacing duplicator 
170 output surface 162 (which would have small con- 
duits or apertures) with one input gate 178, it is desir- 
able to interpose the reformatter 950 of FIG. 9 between 
duplicator 170 and the input surface 180 to convert 
spaced apart conduits of size 176 to contiguous conduits 
of larger size 174. 
Reformatter 950 serves an an amplifier and element 
size restorer for input array data conveyed to the refor- 
matter on transversely spaced conduits 952 of small size 
176. The output of the reformatter comprises an array 
of conduits 954 of size 174 wherein signals in output 
conduits 954 have the same digital state as signals in 
corresponding input conduits 952. The input and output 
conduits 952 and 954, respectively, though of different 
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size are on the same center-to-center spacing 955 be- 
tween adjacent conduits. Spacing 955 is chosen so that 
the sides of conduits 954 substantially abut each other. 
The reformatter 950 further comprises an array of pho- 
5 toconductor elements 46 having front faces illuminated 
by the radiant energy in individual ones of conduits 952 
through a front transparent electrode %. Abutting and 
extending parallel to the back forces of photoconductor 
elements 46 are planar electrodes 956 of size 176 carried 
10 by a substrate 958. Between substrate 958 and output 
transparent planar electrode 102 is sandwiched an elec- 
troluminescent layer 94. Voltage source 58 is applied 
between front electrode % and back electrode 102 so 
that electroluminescent layer 94 is selectively excited 
15 by the selective illumination of photoconductor ele- 
ments 46 and the resultant selective conduction of volt- 
age to the electrodes 956. Because the electrodes 956 
are of size 174, the excited regions 960 of electrolumi- 
nescent layer 94, defined between electrodes 956 and 
20 102 are also of that size. The ends of output conduits 954 
abut electrode 102 and are positioned along the elec- 
trode in alignment and light receiving relationship with 
regions 960. 
Interconnection devices are defined broadly as de- 
25 vices in which output signals O ~ ~ e x i s t  which are not 
derived from corresponding input signals AIJ. Although 
small signal arrays such as 2 x 2 are used to illustrate 
the operation of such devices, it is pointed out that the 
basic concepts are just as applicable to large signal ar- 
30  rays such as 1,OOO X 1,OOO. One such device 190, 
termed a "row inverter", is schematically illustrated in 
FIG. 12. Device 190 utilizes a combiner/ duplicator 192 
as both a combiner and a duplicator. An illustrative 
input signal array 193 to the device, the elements of 
35 which are schematically identified by the numbers 1-4, 
is inputted to duplicator input surface 162 via image bus 
194. A mirror 195 facing surface 166 reflects the input 
image and in effect causes its oppositely travelling du- 
plication onto surface 164. A second image bus 1% 
40 abutting surface 164 is bent vertically 180" in a "U" 
shape to turn the direction of image travel around 180" 
so that the output image 198 carried by the bus 1% is 
travelling in the same direction as input image 193. The 
combination of taking the mirror image and providing 
45 an appropriate 180" conduit bend inverts the row loca- 
tions of the signals 1-4. The signals l and 2 at the top 
row in the input array 193 appear at the bottom row at 
the output array 198 and so on. By providing a 180" 
bend of conduit 1% in the horizontal rather than verti- 
In FIG. 13 a twist device 200 is illustrated wherein a 
conduit bus is twisted a multiple of 90" about its longitu- 
dinal axis 204. A clockwise 90" twist is illustrated. A 
counterclockwise 90" twist and a 180" twist will be also 
55 discussed. Therein the input signal array 193 has the 
position of the elements 1-4 transformed to form the 
output array 206 due to the twist. In effect by a 90" twist 
rows are transformed to columns and columns to rows. 
Thus the first row of signals 1, 2 of input array 193 is 
60 located in the last column of the output signal array 206. 
If instead there were a counterclockwise twist of 90", 
the first column of input signals would fall in the last 
row of output signals. If instead there were a twist of 
180" (the direction doesn't matter), the various diago- 
65 nally opposed signal input elements such as 1 and 4 
would exchange position in the output array. 
The 90" twist is useful to convert a column inverter to 
a row inverter by first passing the input array 193 
50  cal direction a column inversion is accomplished. 
4.052,705 - > -  
11 
through a 90” twist of one sense, then through the row 
inverter and thereafter through a 90” twist of the oppo- 
site sense. 
As illustrated in FIG. 14 the combination of a row or 
column inverter followed by the proper sense 90’ twist 
comprises a transpose device 210. The transpose opera- 
tion is defined similar to its use in matrix algebra 
wherein each input located at a position AIJin the input 
array 193 is located in position O j ~ i n  the output array 
212. 
Another interconnection device termed a “magnifier” 
is built of the tapered optical fiber units 220 shown in 
FIG. 15. Fiber unit 220 has a square input end 222 re- 
sponsive to a single input element AIJ and a larger 
square output end 223 for deriving a plurality of identi- 
cal output signals having the same digital state as AIJ. 
Specifically, the illustrative embodiment of fiber optic 
unit 220 is such that a square array of four output signals 
0 2 1 - 1 ,  U-I, 021, w.1, 0 2 1 - 1 ,  wand 021, uis derived. The fiber 
unit 220 is composed of a square array of four tapered 
optical fibers 224. The four fibers 224 have small cross- 
section input ends 226 which together form the fiber 
unit input end 222 and large cross-sections output ends 
228 which together form the fiber unit output end 223. 
Fiber output ends 228 are each sized to transmit one 
output signal while input ends 226 are each sized to 
receive only a quarter of the area encompassed by input 
signal AIj. Thus the input signal AIjis split into four 
equal parts, each part carried by a fiber 224 to produce 
the four equal output signals. Because of the four-way 
power split each output signal is one quarter of the 
amplitude of AIJand an amplifier 240 (FIGS. 16 and 17) 
such as an image intensifier is required in order to intro- 
duce a gain of four either preceding or following fiber 
unit 220 to make each output signal equal to AIj. 
In FIGS. 16 and 17 the fiber units 220 are stacked 
with the input ends 222 in a common plane to form a 
square pyramid 242 and the kput array A is applied to 
the small input end 244 of pyramid 242 via amplifier 
240. Thus the output end 246 of the pyramid 242 has 
four times as many signal elements as the input array 
and each element of the input array AIJis reproduced on 
a square cluster of four output elements 248. An output 
array from surface 246 is taken of a size encompassing 
the same number of elements as A. Thus an output array 
is a “magnified” version of a square subarray of one 
quarter of the input signals AIJ. 
In the embodiment 250 in FIG. 16, four magnified 
output arrays (numbered 1-41 are derived respectively 
in response to the four input subarrays 251-254 pro- 
duced by dividing the input array into four equal parts. 
In the alternate embodiment 260 in FIG. 17, only a 
single output is provided which is a magnified version 
of a central square subarray 262 of the input A. The 
single output array is a corresponding central square 
array 264. 
Another interconnection device is termed a “slider”. 
One embodiment 270 of a slider is illustrated in FIG. 18. 
The embodiment 270 is illustrative of a linear vertical 
12 
have no connections to them. A linear horizontal slider 
is mechanized by connecting the elements AIj to the 
horizontally offset elements 01, J + N .  Also, a vertical 
slider can be converted to a horizontal slider by placing 
5 ahead of the slider a 90’ twist 200 (FIG. 13) of one sense 
and placing after the slider a 90” twist of the opposite 
sense. 
FIG. 19 illustrates an alternate embodiment vertical 
slider 280 wherein the end 282 of a rectangular input 
10 array fiber-optic bus 284 abuts the end 286 of an output 
array bus 288. Buses 284 and 288 are vertically offset 
with respect to each other by the desired number of 
rows. The other end of buses 284 and 288 form the input 
and output surfaces. 
FIG. 20 is a side view of a cyclical slider 290 which is 
identical in construction to linear slider 280 of FIG. 19 
except that the rectangular subarray comprising the last 
N rows of A is connected to the rectangular subarray 
comprising the first N rows of 0 by an elongated rect- 
20 angular image bus 292 which is brought around one side 
of image bus 284. 
A linear slide of an arbitrary number of rows or col- 
umns is mechanized by cascading the slider units for 
binary coded amounts in the manner schematically illus- 
25 trated in FIG. 21a. Assuming for the purpose of a sim- 
ple example that the input signal array is a square array 
containing 64 elements (8 X 8) only three sliders are 
necessary to slide an arbitrary amount in a horizontal 
direction. Specifically horizontal slider units 302, 304 
30 and 306 for respective slides of 4,2 and 1 are in cascade. 
Slider units 302,304 and 306 are respectively responsive 
to command signal element arrays 308, 310 and 312. 
These arrays, which have either all digital one or all 
digital zero signal elements dependent on the binary 
35 code of a desired slide, control whether or not a slide 
takes in the respective slider units. A binary one com- 
mand signal array indicates that a shift takes place 
within the associated slider unit. As an example, if it is 
desired to slide the input A by six columns, command 
40 arrays 308 and 310 would be all digital one while com- 
mand array 312 would be all digital zero in correspon- 
dence with the 110 binary code for the number 6. Thus, 
the input image A would be slid four columns in slider 
unit 302 and thereafter slid two columns in slider unit 
45 304 to produce the slide of six. As should be apparent, 
the order of cascading slider units 302-306 is immaterial 
in the sense that it does not matter in what order the 
slides of two and four are performed. 
FIG. 21b indicates the construction of the cascaded 
50 slider units. The input 314 to the slider unit, from A or 
from a previous slider unit, is fed to a duplicator 316 to 
form two duplicate input signal element arrays 318 and 
320. Signal element array 320 is inputted to a horizontal 
slider having a slide of a predetermined amount “N’ to 
55 form the slide output array 322. Signal element input 
array 318 and slide array 322 are fed to array selector 
324. In response to command array 326, either array 318 
or array 322 is gated through to the selector output 328. 
Selector 324 ComDrises a dudicator 330 resDonsive to 
15 
slide of a predetermined number “N’. Slider 270 has 60 command array 526 for forhng two dupli‘cate com- 
two parallel opposed aligned input and output planar mand input arrays 332 and 334. Array 332 is fed to 
faces 272 and 274 respectively responsive to the input inverter 336 and the output 338 of the inverter forms 
rectangular signal array A and for deriving output rect- one input to a combiner 340. Input array duplicate 318 
angular signal array 0. Fiber optic conduits 276 con- is fed to the other input 342 of combiner 340. The out- 
nect elements ANOf the input surface 272 to the verti- 65 put of combiner 340 is applied to AND device 344. The 
cally offset elements 01, N,JOf the output surface which output of AND device 344 forms one input 346 to com- 
are vertically disposed “N’ elements downward. As a biner 348. When the command 326 is digital one, the 
result the first N rows of 0 and the last N rows of A NOT device output 338 is digital zero and consequently 
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the AND device output array 346 is digital zero. When position of outputs 382 and 384 by the same mechanism 
the command 326 is digital zero, the AND device out- as the first iteration. Thus after the second iteration the 
put 346 is the signal array A. first two output columns are identical to column 372. 
Command signal duplicate 334 is fed directly to com- That the iterations continue until all the output columns 
biner 350 without an inversion and the slide array 322 is 5 of array 382 contain the data of column 372 should be 
fed to the other input 352 of combiner 350. The com- apparent. 
biner 350 output is fed to AND device 354 whose out- In the horizontal sweeper embodiment 400 of FIG. 23 
put 356 is fed to the other input 358 of combiner 348. a single array input buffer amplifier 402 such as an 
Combiner input 358 is all digital zero when the com- image intensifier is used instead of the OR device 374, 
mand 326 is digital zero and is equal to the slide array 10 combiner 376, and mask 388 of embodiment 370. Since, 
322 when the command 326 is digital one. Thus at all due to action of the horizontal slider 392 of FIGS. 22 
times combiner 348 has one input of digital zero and one and 22a the first output column 380 is all digital zero 
input which is either array 318 (via input 346) or array and the last column 404 is lost, the operative portion of 
322 (via input 358). The output of combiner 348 is fed to input 380 is the subarray 406 (FIG. 23a) which has a 
OR device 360. OR device 360 output is the selector 15 missing first column. Also, due to the action of mask 388 
output 328. the operative portion of input 378 is only the first col- 
Many interconnection devices may be synthesized umn 372. By splitting off the first column of input bus 
utilizing a slider in a feedback path about a two-input 386 into a one column bus 408 (an inherent masking) 
gate. In FIGS. 22 and 2241 one embodiment 370 of a and splitting off the subarray 406 from feedback bus 390 
horizontal sweeper device utilizing slider feedback is 20 via subarray bus 410, one column bus 408 and subarray 
illustrated. Sweeper devices are of either the horizontal bus 410 can be arranged side-by-side to form the com- 
or vertical type. Horizontal and vertical sweeper de- posite single array input 412 to amplifier 402. In com- 
vices are respectively responsive to a single predeter- posite array 412 column 372 is the first column and 
mined column and row of signals of the input array A. subarray 406 forms the remainder. The operation of 
The structure of a vertical sweeper device is identical to 25 embodiment 400 is quite similar to embodiment 370. In 
horizontal sweeper device 370 provided the device is the first iteration, column 372 is coupled to the first 
either physically rotated 90” clockwise or preceded by column position of output 384 by amplifier 402. In each 
a 90” clockwise twist device 200 and followed by a 90” succeeding iteration the output array 384 is slid one 
counterclockwise twist device. The single predeter- column to the right and column 372 is placed in the first 
mined column to which the horizontal sweeper device 30 column position. 
is responsive is generally the first or leftmost column Horizontal and vertical slider feedback may be used 
372. The horizontal sweeper device output array 0 has to synthesize “contractors” and “spillers”. Two types of 
every output column the same as column 372. Thus contractors are contemplated. In the first type of con- 
column 372 is swept horizontally to form the output 0. tractor the digital state of a predetermined signal ele- 
Embodiment 370 includes an OR gate device 374 35 ment of an output array is digital one if any input signal 
which is preceded by a combiner 376 and followed by a element is digital one. In the second type of contractor, 
duplicator 378 to form an OR gate unit responsive to the entire output array is digital one if any input signal 
two spaced apart input array surfaces 378 and 380 (the is digital one. Since the entire output array of a “spiller” 
combiner inputs) and deriving two output arrays 382 has the same digital state as a single predetermined input 
and 384 (the duplicator outputs). The leftmost column 40 element, the spiller may be mechanized by providing an 
372 of input array A is fed to input surface 378 by a opaque mask 420 (FIG. &), which is transparent only 
signal array bus 386. An opaque mask 388 which blocks in the predetermined element location 422, between the 
all of input array A but column 372 is interposed be- input array and the second type of contractor. In addi- 
tween bus 386 and input surface 378. Thus the array tion the transparent element location 422 of the mask 
inputted to surface 378 contains column 372 in the left- 45 may be selectable by utilizing a mask array input for 
most position and the remainder is digital zero. The selectively gating the input A. Other techniques for 
other input surface 380 receives feedback from the out- mechanizing a spiller will be discussed infra. Both the 
put 384 via bus 390 and a one column horizontal slider first and second types of contractors are illustrated in 
392 formed by offsetting bus 392 by one column with the generic embodiment 424 of FIG. 24. When the 
respect to input surface 380. The output of horizontal 50 horizontal and vertical sliders 426 and 428 are linear 
sweeper device 370 is duplicator output 382. The opera- sliders, the first type of contractor is produced; when 
tion of horizontal sweeper device 370 is conveniently sliders 426 and 428 are cyclical sliders the second type 
explained in terms of a sequence of iterative steps. Inde- of contractor is produced. 
pendent of what signals output 384 initially contains, the Embodiment 424 (FIG. 24) comprises a unit 430 hav- 
feedback input to surface 380 has effectively all digital 55 ing three inputs 432, 434 and 436 and three duplicate 
zeros in the first column 394 (FIG. 224 by virtue of the outputs 438,440 and 442. Output 442 is fed back to input 
action of horizontal slider 392. Since the OR of array A 436 via horizontal one column slider 426 and output 440 
column 372 and all zero column 394 produces a column is fed back to input 434 via one row vertical slider 428. 
of elements identical to column 372, the OR unit out- Input array A is coupled to the remaining unit 430 input 
puts 382 and 384 have the data of column 372 in the first 60 432 while output array 0 is taken from the output 438. 
position after the first iteration. In the second iteration, The symbols FH and FV respectively represent the ar- 
this column 372 data in the first column position is slid rays coupled to inputs 436 and 434 from the horizontal 
to the second column position by slider 392. Recalling and vertical sliders. Unit 430 is such that the three in- 
that all elements outside of column 372 of input surface puts thereto A, FHand FVare ORed together (A or FH 
378 are digital zero due to the action of mask 388, this 65 or Fv) to form the duplicate outputs 438, 442 and 456. 
second column containing column 372 data is passed Inputs 432 and 434 are the input array surfaces of a 
through to the OR gate outputs 382 and 384 in the combiner 444 having an output feeding an OR device 
second position. Also column 372 appears in the first 446. The output of OR device 446 forms one input 448 
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of a second combiner 450. Input 1536 is the other input of 
combiner 450. The output of combiner 450 feeds a sec- 
ond OR device 4-52. A duplicator 4% fed by the second 
OR device 452 has two outputs 456 and 442. Output 4-42 
feeds horizontal slider 426 and output 456 feeds a sec- 
ond duplicator 458. Duplicator 458 outputs are arrays 
438 and 440. 
FIG. 24b is a chart wherein there are illustrated the 
iterations of embodiment 424 when the horizontal and 
vertical sliders 426 and 428 are linear sliders. The input 
array A is illustrated as composed of a square array 460 
of four elements a, b, c and d. Elements a and b form the 
first row while elements c and d form the second row. 
In the zeroeth iteration, not shown, the input array is 
gated through to the various outputs and the slider 
outputs for the first iteration 461 and $62 (Fvand FH) 
are formed. As a consequence of the vertical slide, FV 
for the first iteration has digital zero states in the first 
row and has the input first row elements a, b in the 
second row. Also as a consequence of the horizontal 
slide, FHfor the first iteration has a first column of digi- 
tal zero states and a second column identical with the 
first input column a, c. In the first iteration the input A 
and the aforementioned FHand F yare ORed together in 
unit QQ to form the three duplicate outputs 463 (FIG. 
24b). The first iteration outputs 443 contain in each row 
and column position the result of ORing the input ele- 
ments in that position with the adjacent input elements 
to the left and above. Thus the output element 464 in the 
first row, second column has a digital state which is a 
result of ORing the element b which is in that position 
in the input A with the element a to the left (no element 
is above). Similarly the output element $66 in the sec- 
ond row and second column is the result of ORing 
element d with the input element c to the left and the 
input element b above. 
For the second iteration the output 0 is slid horizon- 
tally and vertically to form the new FH and Fvarrays 
466 and 468 respectively. Fvarray 4-68 contains digital 
zeros in the first row and output 453 first row elements 
in the second row. Similarly FHarray 4666 contains a 
first column of digital zeros and a second column equal 
to the first column of output array 463. The new Evand 
F ~ a r r a y s  are ORed with input A to form the second 
iteration output array 459. Since the new Fvand I F H  
and 466 are identical to the previous Fvand 
FHarrays (461 and 462) except for the respective second 
row, second column elements 472 and 494 only that 
element position changes from output 4-63 to output 4.69. 
Since the element 472 was derived as the OK of ele- 
ments a and b and the element 474 was derived as the 
OR of elements a and c, the result of ORing elements 
4172 and 814 and the corresponding input element d to 
form second row second column output element 474 is 
logical one if any of the input elements a, b, c or d is 
logical one. That the output 468 is the same on subse- 
quent iterations is apparent from the fact that as a conse- 
quence of the sliding, arrays FHand Fvare derived from 
the output elements other than element 476. Thus in the 
embodiment 424 with linear sliders, the output signal 
element 476 in the last row and last column is digital one 
if any input element is digital one. 
FIG. 2 4 ~  indicates the iterations with cyclical sliders 
in the generic embodiment 424. For the illustrative 
simple example of a four element square array, the FH 
and Fv arrays for the first iteration 482 and 484 are 
merely formed by what is respectively equivalent to 
column and row inversions of the input A. O~itput 0 for 
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the first iteration 486, which is the result of ORing A 
and the first iteration Fvand FH, effectively contains 
elements in each row and column position which are the 
result of ORing each input element of A in that position 
5 with the horizontal and vertical adjacent elements. As a 
result of the effective row and column inversions due to 
the four element array cyclic sliders 426 and 628, corre- 
sponding elements of the second iteration Fvand FH 
arrays 4.88 and 490 result from ORing a different three 
10 of the four output elements. The second iteration output 
492 formed by ORing corresponding elements of arrays 
A, Fvand FHhas all its elements dependent on ORing all 
four input elements. Thus when the horizontal and 
vertical sliders 426 and 428 are cyclical sliders a second 
15 type of contractor is produced wherein the output array 
is all digital one only if at least one input element is 
digital one and is digital zero if all elements of the input 
array A are digital zero. 
While a contractor of the second type may be mecha- 
20 nized by illuminating a saturable image intensifier with 
a defocussed input array such a mechanization is unduly 
noise sensitive as compared with the embodiment of 
FIG. 24. Such an intensifier must have sufficient gain so 
that a uniform saturated output is produced in response 
25 to the energy of a single digital one element spread 
uniformly over the intensifier input surface by defocus- 
sing. Clearly the larger the order of the arrays, the 
easier the intensifier is driven into saturation from the 
combination of the noise contributions from the input 
30 elements. The technique however is somewhat useful to 
produce a “spiller” where the input array is masked 
either by mask 420 of FIG. 7An or by mask gating so 
that only a single element input energy is presented to 
the intensifier. 
In a situation where the flexibility to select which 
predetermined input element is to be “spilled” into the 
output array is not required, the predetermined input 
element digital energy can be directed to a single photo- 
conductor to turn on or off an array source. 
The various devices discussed thus far provide build- 
ing blocks for an entire two-dimensional digital com- 
puter system. Such a system would operate on numeri- 
cal data represented by arrays of binary digital signal 
elements where a separate digital signal element array 
45 or “bit plane” is provided to represent each order of 
binary significance. Thus for example if the array of 
numerical data contained numbers ranging from 0-7, 
three digital bit planes would be required respectively 
for the 4’s, 2’s and 1’s places. If there were a number 7 
50 in the second row and second column of the data array 
it would be represented by a digital one signal in the 
second row and second column of each of the three bit 
plane arrays. 
Utilizing the various gate devices, numerical opera- 
55 tions such as addition of the correspondingly located 
elements of a pair of two-dimensional arrays A and B of 
numerical data is mechanized in a straightforward man- 
ner. FIG. 2% illustrates a two-dimensional adder em- 
bodiment 4P6 somewhat analogous to one-dimensional 
60 binary adders. Therein pairs of corresponding digital 
signal bit planes of the Same order Anand &and a carry 
bit plane C, (generated from the n-B order bit plane), are 
compared to determine if there are an odd number of 
digital one states in corresponding element positions. 
65 A, and B, are first fed to a two-input exclusive OR gate 
device 550 having the inputs 502 and 5@4 and the output 
506. The output 505 and 43, are applied to a second 
exclusive OR device 510 having the inputs 566 and 512 
35 
40 
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and the output 514 which is the sum array bit plane D,. 
Each exclusive OR device is composed of AND, OR, 
NOT, combiner and duplicator devices. Only device 
500 will be described since device 510 is identical. A, is 
fed to duplicator 514 and the duplicate arrays 516 and 
518 formed thereby are respectively fed directly to one 
input of a combiner 520 and fed to one input of a com- 
biner 522 via an inverting device 524. B, is applied to a 
second duplicator 526 and the B,duplicates 528 and 530 
are fed to the other inputs of combiners 520, and 522. 
One duplicate 530 of B, is fed directly to combiner 522 
while the other duplicate array 528 is fed to combiner 
522 via inverter 532. Thus, the combiners 520 and 522 
each receive different ones of the two inputs A, and B, 
in inverted form. The combiners 520 and 522 respec- 
tively feed AND devices 534 and 536. The outputs of 
the AND devices are combined in combiner 537 and 
applied to an OR device 538 to form the exclusive OR 
device 500 output array 506. 
As is further somewhat analogous to one-dimensional 
binary adders a carry digital array C, + I for the next bit 
plane is generated in response to the A,, B, and C, 
arrays. An element of C, + I is digital one if at least two 
of the corresponding elements of the input arrays are 
digital one. FIG. 25b illustrates a two-dimensional de- 
vice embodiment 540 for deriving the carry plane C, + 
I in response to inputs A,, B, and C,. Inputs A,, B, and 
C, are respectively applied to duplicators 542, 544 and 
546. A, and C, duplicates are applied to a combiner 548, 
A, and B, duplicates are applied to a combiner 550 and 
the other C,and B,duplicates are applied to a combiner 
552. The three combiners 548,550 and 552 respectively 
feed AND devices 554,556 and 558. The outputs of the 
AND devices feed a three-input OR gate device 560 
having the inputs 562,564 and 568 and the output 568 
which is C, + I .  Three-input OR gate device 560 com- 
prises a first combiner 570 receiving two of the inputs 
(562 and 564) and feeding an OR gate device 572. The 
output of OR gate device 572 and the other input 566 
are applied to a second combiner 574. The output of 
combiner 574 is applied to an OR gate device 576 hav- 
ing the output 568. 
In addition to such devices as adders, memory de- 
vices are required to produce a two-dimensional com- 
puter system. These memory devices may be con- 
structed from the previously discussed gate devices. 
The memory devices illustrated in FIGS. 26 and 27 
utilize regenerative digital feedback. 
In FIG. 26, an input digital radiant energy array A to 
be stored in memory device 580 is applied to one input 
582 of a combiner 584 via a combiner 583 and an AND 
device 585. Combiner 583 is also responsive to a Store 
Mask input for selectively gating elements of input A 
through to combiner input 582 via AND device 585. 
The Store Mask indicates which elements of input A are 
to be applied to memory device 580. As a consequence 
of the AND operation in device 585, only those input A 
signal elements in corresponding row and column posi- 
tions to digital one Store Mask elements are gated 
through to the memory. The other combiner 584 input 
586 is adapted to receive a regenerative feedback signal 
587 via bus 589. Combiner 584 feeds OR gate device 
588. OR gate device 588 feeds a duplicator 590 having 
outputs 592 and 594. Output 592 is the memory device 
580 output while output 594 derives the feedback signal 
587. Feedback signal 587 is carried from output 594 to 
the input 5% of a combiner 598. Combiner 598, which 
Mask array having digital zero states in element posi- 
tions where data is to be erased from memory device 
580. AND device 600, which feeds combiner 584 input 
586, provides a means for gating through the regenera- 
5 tive feedback signal 587 only in element positions where 
data is not to be erased in response to the Erase Mask 
array. With the Erase Mask array having all digital one 
states the memory device output 592 is set to a digital 
one state in any array location where input A is digital 
10 one. When any portion of input A is removed from 
input 582 by suddenly providing Store Mask elements 
with digital zero states the output 592 remains the same 
as the original input A because the feedback signal array 
587 maintains a duplicate of input A at combiner input 
15 586. The memory may be selectively erased by provid- 
ing a digital zero state to those element positions of the 
Erase Mask signal array where erasure is desired. The 
output signals of array 592 in those positions would then 
be equal to the states of those presently gated through 
Thus any particular signal elements of the memory 
580 may be selectively set and selectively erased with- 
out disturbing other stored signal elements. Digital zero 
elements of the Erase Mask input signal indicate those 
25 positions in memory to be erased while digital one ele- 
ments of the Store Mask indicate which elements of 
memory are to be set to the present states of corre- 
spondingly positioned elements in input A. In order to 
store in a particular memory location it is necessary to 
30 first command an erasure in that location. 
The memory device of FIG. 27 is a two-dimensional 
gated W S  flip-flop device 610. The heart of the device 
610 is an WS flip-flop 611 composed of a pair of cross- 
coupled NOR gate units 612 and 614 for establishing the 
35 necessary regenerative digital feedback. NOR gate unit 
612 comprises a two-dimensional NOR gate device 616 
between a combiner 618 and a duplicator 620. A NOR 
gate device may be made by placing an inverter after an 
OR gate device. The combiner 618 inputs are 621 and 
40 622 and the duplicator 620 outputs are 624 and 626. 
NOR gate unit 614 comprises another NOR gate device 
628 between a combiner 630 and a duplicator 632. The 
inputs to duplicator 630 are 634 and 636 and the outputs 
from duplicator 632 are 638 and 640. The cross-cou- 
45 pling is accomplished by connecting the output 626 of 
NOR gate unit 612 to the input 634 of NOR gate unit 
614 via fiber optic image bus 642 and by connecting the 
output 638 of NOR gate unit 614 to the input 622 of 
NOR gate unit 612 via bus 644. An output memory 
50 array Q is taken from output 640 and the array Q, which 
is the inverse of Q, is available from output 624. The 
inputs to the R/S flip-flop 611 are 621 and 636. Due to 
the configuration of the input circuitry 648 to WS flip- 
flop 611, corresponding elements of the input arrays 621 
55 and 636 cannot both have digital one states which is an 
indeterminate condition. If a pair of corresponding ele- 
ments of the input arrays are different, then that input 
element which has a digital one state causes a digital 
zero output in that element position from the frst NOR 
60 unit to which it is applied. Since a digital zero state is 
present in the other WS flip-flop input, that input and 
the output coupled from the first NOR unit (both of 
which are digital zero in that element position) produce 
a digital one in that position of the output array of the 
65 second NOR unit. That digital one state is cross-cou- 
pled to reinforce the effect of the digital one element 
state applied to the first NOR gate unit via the WS 
20 input A elements. 
feeds an AND device 600, is also responsive to an Erase flip-flop-611 input. Thus a set o;reset function is pro- 
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duced. If corresponding elements of input arrays 620 
and 636 are digital zero there is no change of the state of 
R/S flip-flop 611 in those signal element positions. 
Input circuitry 648 comprises a duplicator 649 to 
which input A is applied. The duplicator outputs 650 
and 652 are respectively directly coupled to a combiner 
654 and coupled via an inverter 655 to a combiner 656. 
A clock input array is applied to a duplicator 658 to 
form the two duplicate clock signal arrays 660 and 662. 
Clock duplicate arrays 660 and 662 are directly coupled 
to combiners 654 and 656. Combiner 654 feeds AND 
device 664 while combiner 656 feeds AND device 666. 
The outputs of AND devices 664 and 666 are respec- 
tively the R/S flip-flop 611 input arrays 620 and 636. 
When a given clock signal element is digital zero the 
setting of the R/S flip-flop is inhibited because the cor- 
responding elements of arrays 620 and 636 are forced to 
digital zero in the AND devices 664 and 666. 
A digital one clock signal element enables the setting 
of R/S flip-flop 611 in that element position. The flip- 
flop is set in a manner when if the enabled element of 
input A is digital one the outputs 624 and 626 of NOR 
device 612 are forced to digital zero in that position by 
the digital one input 621 via enabled gate 664 and the 
digital zero input via inverter 655 and enabled AND 
gate 666. Also the outputs 638 and 640 of NOR unit 614 
have digital one in that element position. The outputs 
are reversed if the enabled input element is digital zero. 
Thus the output array Q from NOR unit 614 contains 
the enabled input data. 
The clock input array may be masked to provide only 
the selective storage enablement in specific array posi- 
tions stored by memory device 610. 
The memory device 610 conveniently forms a build- 
ing block of a two-dimensional array counter system. 
The first stage 670 of the counter system is schemati- 
cally illustrated in FIG. 28 in which master and slave 
memory devices 61Oa and 610b are used. A counting 
mask input array, which has digital one signal states in 
the element locations where counting is to take place, is 
combined with a clock signal array in combiner 672. 
The clock signal periodically varies between all digital 
one states and all digital zero states in accordance with 
a clock frequency. Such a clock signal may be gener- 
ated from a one-dimensional clock source followed by a 
“spiller” (not shown). Combiner 672 feeds AND gate 
device 674 to produce at the AND gate device output 
676 a masked clocked signal having the elements in 
which counting is to take place periodically varying in 
accordance with the clock frequency. Output 676 is 
applied to duplicator 678 to produce two duplicate 
masked clock arrays 680 and 682. Masked clock array 
682 is applied to an inverter 683 to form an inverted 
masked clock array 684. The master memory device 
610a receives the masked clock array 680 at its clock 
input 685 and the slave memory device 610b receives 
the inverted masked clock array 684 at its clock input 
686. The data input of slave memory device 610b is fed 
by the Q output of master memory device 61Oa. The Q 
output array of slave memory device 6106 is applied to 
a duplicator 688 to form two duplicate Q output arrays 
690 and 692. Array 690 forms the inverted masked 
clock input to the next stage while Q output duplicate 
692 is fed back to the master memory device 6100 data 
input via one input 693 of a combiner 694 and an OR 
gate device 6%. The Q output 695 of slave device 6106 
forms the masked clock input for the next stage. The 
other input 698 of combiner 694 provides a means for 
setting certain elements of the Q output of memory 
device 670 to allow initializing or reinitializing the 
counter system. A Set array input, which is normally all 
digital zero during counting, is applied to one input 700 
5 of a combiner 702. The other combiner 700 input 704 is 
fed by a Set Mask input, having digital one states in the 
element positions where it is desired to set the Q output 
of memory device 610a to digital one. The combiner 
702 feeds AND device 706 which in turn feeds com- 
10 biner 694 input 698. When the Set input is all digital one 
the Q output of master device 61Oa is set to digital one 
in those positions indicated by the Set Mask and enabled 
by the digital one element states of masked clock signal . 
680. 
In the operation of the counting stage 670, during 
one-half clock cycle master device 610a is set while in 
the other half clock cycle memory device 6106 is set. In 
the second half clock cycle, slave 6106 is set to the 
inverse of what master 61Oa was set to in the first half 
20 clock cycle and on the next first half cycle master 61Oa 
is set to the same states as slave 6106 via the feedback 
path from output 692. Thus it takes a full clock cycle for 
the instantaneous output Q of master 610u to be fed back 
for setting the master in an inverted sense. Therefore 
25 the masked clock inputs for the next stage 690 and 695 
change at one-half the frequency of the masked clocks 
inputs 680 and 684 of stage 670. Subsequent counter 
stages 670 are identical to stage 670 except that the 
master and slave masked clock inputs 685 and 686 are 
30 fed from the previous stage masked clock outputs 690 
and 695. 
Another ingredient of a two-dimensional computer 
system is an analog to digital converter for converting 
analog optical images to a series of arrays of digital 
35 signals with an array for each binary bit of significance. 
An illustrative schematic embodiment 710 for convert- 
ing an eight grey level two-dimensional input image to 
three two-dimensional bit signal arrays is schematically 
shown in FIG. 29. 
Embodiment 710 consists of three cascaded stages 
712,714 and 716. Stages 712 and 714 are similar while 
the last stage 716 is a reduced version of stages 712 and 
714 because no parts are required for feeding a subse- 
quent stage. 
The input analog image is coupled to a duplicator 718 
of the first stage to form two duplicate analog images 
72Oa and 722. Duplicate analog image 722 is applied to 
a thresholding device 724 which will be more com- 
pletely described in conjunction with FIG. 30. Basi- 
50 cally, considering the eight level input image to have 
signal elements ranging in amplitude from 0 to 7, the 
threshold device 7% derives an output array 726 hav- 
ing a “1” level output in corresponding positions when 
the input signals of array 722 are four or greater and to 
55 give a “0’ level output in positions where the input 
signals are less than four. Output 726 is applied to a 
duplicator I28 having two duplicate output arrays 730 
and 732. Output array 732 is the output array of A D  
converter 710 for the most significant bit. Array 730 is 
60 applied to an inverter 734. The output of inverter 734 is 
applied to an amplifier or image intensifier 736a having 
a gain of four. The amplifier 7% output 73th thus has 
an output signal of level four in positions where the 
input image was less than four. In correspondence with 
65 image signals of level four or greater, amplifier output 
738a is zero. Input image duplicate 72Oa and amplifier 
output 73th are fed to the respective inputs 740 and 742 
of a combiner/duplicator device 744 used as an analog 
15 
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adder. Device 744 is essentially a backwards duplicator 
since it feeds a single array bus 746a from the combined 
array output surface 74%. The configuration is just the 
reverse of the duplicator 170 of FIG. 11 where corre- 
sponding combined array conduit ends of size 176 each 
feed a conduit element of size 176. Therefore the sum 
image carried by bus 746a has the amplitudes corre- 
sponding elements of arrays 72Oa and 7% added to- 
gether. 
Since the elements of array 738u are of amplitude four 
where the elements of array 72Oa are less than four and 
are of amplitude 0 where the element of array 72th are 
greater than four, the sum image of bus 746a has ampli- 
tudes ranging only between four and seven. In particu- 
lar, those input image elements having amplitudes of 0, 
1,2 and 3 are respectively converted to amplitudes of 4, 
5 ,6  and 7 and those input image elements having ampli- 
tudes of 4-7 are unchanged. Bus 7460 is the output of 
stage 712. 
Stage 714, from which the intermediate significance 
bit array is derived, is identical to stage 712 except that 
thresholding device 7246 thresholds at amplitude six 
and the amplifying device 7366 introduces a gain of 
two. Stage 714 is fed by bus 746 having signal ampli- 
tudes ranging from four to seven. The output 7386 of 
amplifier 7366 has an amplitude of two at those signal 
elements where the stage input 746a has amplitudes of 
four or five and has an amplitude of zero at those signal 
elements where the input 7460 has amplitudes equal to 
six or seven. By the image addition in adder 744 of 
duplicate stage input array 7206 and amplifier outputs 
7386, the sum image 7466, which is the output of stage 
714, has only amplitudes of six or seven. In particular it 
has an amplitude of six in element positions where the 
original analog input image to stage 712 has an even 
number amplitude and has an amplitude of seven in 
element positions where the original analog input image 
has an odd number amditude. 
5 
10 
15 
20 
25 
30 
35 
Stage 714 output 746i is applied to the third stage 716- 
which comprises merely a thresholding device 724c for 40 
amplitude of seven. The output of thresholding device 
724c is the least significant bit array. 
The thresholding devices are amplifiers with very 
non-linear steep response curves as a function of ampli- 
tude. Few available devices have such a characteristic 45 
since such devices as image intensifiers are intended to 
be linear. One suitable technique of obtaining a steep 
non-linear response is to emphasize any small non- 
linearities with regenerative feedback. Such a technique 
is illustrated in FIG. 30 which illustrates one stage 754 50 
of an A D  converter. The thresholding device 724 is 
similar to the memory device 580 of FIG. 26 and the 
same reference numerals are used for those parts which 
are common to FIG. 26. 
device 588 between an adder device 584 and duplicator 
590. Super linear gain device 588 may be any type of 
super linear gaining apparatus such as, for example, an 
apparatus containing super linear phosphors. One input 
582 of adder device 584 receives the array to be thre- 60 
sholded while the other adder device 584 input 5% 
receives regenerative feedback 587 from duplicator 
output 594 which is selectively gated through to input 
5% via a combiner 598 and AND device 600 in re- 
sponse to an Erase Input Array to combiner 598. When 65 
the Erase Array has all digital one states the regenera- 
tive feedback signal 587 is received at input 5%. Assum- 
ing that the adder device 588 has a gain which is depen- 
The thresholding device comprises a super linear gain 55 
22 
dent on the signal amplitude of the elements of array 
582, the d.c. loop gain to the regenerative feedback 
signal also depends on the amplitude of array 582 signal 
elements. In particular at some signal amplitude M, the 
loop gain will equal one. As is well known, when the 
d.c. loop gain is equal to or exceeds one the loop wil 
drive itself into saturation, strongly amplifying those 
signal elements of the input array 582 which are of 
amplitude M or greater. On the other hand, signal ele- 
ments of the input array which are less than amplitude 
M will be at most only slightly amplified. Thus device 
724 thresholds at a fixed value M. Since the device is 
similar to a memory device it must be erased in response 
to the Erase input (i.e., the feedback path of signal 587 
must be cut) prior to applying a new input array to stage 
754. 
The output 592 of thresholding device 724 is applied 
to duplicator 728, one duplicator output 732 is the Bit 
Array derived from stage 754 and the other duplicator 
output 730 feeds inverter 734. 
Since the thresholding devices inherently thresholds 
at the same value M for each stage the inputs 582 must 
be relatively scaled so that a second stage input signal 
amplitude of six, for example, is attenuated to the rela- 
tively low value M by being passed through a filter 756 
prior to input 582. Similarly it is convenient to eliminate 
the amplifiers 736 and to substitute therefor a different 
attenuating filter 758 for each stage. The attenuators for 
the different stages are relatively scaled in attenuation 
inversely to the gains of the amplifiers they replace. 
FIG. 31 schematically illustrates a two-dimensional 
digital computer arithmetic unit 760 for a digital signal 
array representation of the Nth bit of numerical array 
data. A different arithmetic unit 760 is provided for 
each bit. Thus if the numerical data has eight bits of 
significance there are eight of each of the various parts. 
Arithmetic unit 760 includes array data input and out- 
put lines 762 and 764 and two array memory temporary 
storage registers A and B in which either inputted or 
computed data may be stored. Various arithmetic and 
logical computational devices are provided in arithme- 
tic unit 760. The computational devices are an adder 
766; and inverter or NOT device 768, two-input logic 
devices 770 such as AND, OR, NAND, NOR, and 
Exclusive OR devices; interconnection devices 772 
such as sliders, sweepers, row and column inverters, 
transposers, twisters, contractors and spillers; brighten- 
er-darkener circuitry 774; and zero indicating circuitry 
776. 
Two input array busses 778 and 780 are utilized for 
the various arithmetic and logical devices 776-774. 
Input bus 778 is fed either by the input array data 762 or 
by the register B. Input bus 780 is fed by the register A. 
The computed array data outputs 782 a-f from the 
various arithmetic and logical devices feed an output 
bus 782 which in turn feeds the register B. Means are 
provided for transferring the computed data stored in 
register B to register A and therefore to input bus 780. 
The adder 766, and the two-input logic devices 776 
receive inputs from both busses 778 and 780, while 
one-input devices such as the inverter 768, the intercon- 
nection devices 772 and the brightener-darkness 774 
only receive inputs from bus 778. 
The various inputs to the arithmetic and logic devices 
from busses 778 and 780 are split off from the busses via 
the respective available outputs 784 and 785 of cascaded 
duplicators 786 and 787 which are respectively fed by 
busses 778 and 780. 
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The various outputs 782 a-ffrom the device are deliv- inputs 788. Each of the corresponding instruction arrays 
ered to output bus 782 via the available inputs 788 of 842 a-f and the device outputs 782 a-fis applied to the 
cascaded combiner/OR gate device combinations 790. two inputs of combiner/AND device combinations 844 
The input data array on line 762 is derived from a data which in turn feed the output bus via cascaded OR 
source 792 which is either a memory unit, such as a 5 device inputs 788. 
digital radiant energy array data link or an analog image The registers A and B which are composed of mem- 
followed by an analog to digital converter. The mem- ory devices such as illustrated in FIGS. 26 and 27 are 
ory unit will be more fully discussed in conjunction selectively loaded respectively in response to instruc- 
with FIGS. 32a and 326 as will be a source 794 of in- tion arrays 846 and 848 from instruction source 794. 
structions arrays for the arithmetic unit 760. 10 Instruction arrays 846 and 848 operate as either a 
The data elements from source 792 are selectively masked erase input for memory device of FIG. 26 or as 
placed on either or both of the input busses 778 and 780 a masked clock input for a memory device of FIG. 27. 
in response to commands from instruction source 794. The brightener-darkener circuit 779 is analogous to 
Data input bus 762 is coupled to a duplicator 7% for the shift operation of one dimensional digital computers 
forming two duplicate data inputs 798 and 800. Data I5 wherein digital states are selectively transferred from 
duplicate 798 is applied to one input of a combiner- one digital array representative of one order of binary 
/AND device combination 802. An instruction array significance to another digital array representative of 
bus 803 from instruction source 794 is fed to the other another order of binary significance. An “image bright- 
input of combiner/AND device Combination 802. The ening’’ is an increase while an “image darkening” is a 
output 804 of combination 802 feeds the input bus 778 20 decrease in binary significance. The digital signal arrays 
via a combiner/OR device combination 806. Therefore carried by the input busses 784 for the next lower and 
digital one elements carried by the instruction bus 803 next higher order significance (arrays 842 e and j) are 
cause the corresponding elements from data source 792 respectively applied to AND devices 844 and gated 
to be applied to input bus 778. through to bus 782 by instructions 842 e and f in those 
The other duplicator 796 output 800 is applied to one 25 element positions where respective brightening or dark- 
input of another combiner/AND device combination ening is desired. Similarly the 778 bus array is applied to 
808. The other input of combination 808 is fed by an- a duplicator 850 to supply the inputting 778 array to the 
other instruction array 810 from instruction source 794. brightener-darkener circuits 774 for the next higher and 
The output 812 of combination 808 is coupled to the the next lower order. 
register A via combiner/OR device combination 814. 30 The zero indicator circuitry 776 derives an array 
Thus those elements of instruction array 810 which are indicative of where all the elements in the same position 
digital one indicate the positions of digital signal ele- in the arrays contained by register B are digital zero. 
meats within the data array which are to be supplied to Thus the arrays for each bit are applied to the available 
register A for later application to input bus 780. inputs 852 of the zero indicator circuitry. The arrays are 
The various elements of the arrays stored in register B 35 ORed together in cascaded combiner/OR devices com- 
array may be selectively transferred to either input bus binations 854 to determine if at least one element of 
778 or register A. The output 820 of register B is applied those in corresponding positions is digital one. 
to three cascaded duplicators 822 to form four duplicate The instruction source 794 and a memory data source 
outputs 824,826,828 and 830 of register B output 820. 79% will be described in conjunction with FIGS. 32u 
One duplicate output 824 feeds the zero indicator 40 and 32b. The various digital arrays used will be illus- 
circuitry 776. Another duplicate output 826 feeds the trated as simple four-element (2 x 2) arrays for ease of 
data output line 764. Data output line 764 may be ap- understanding. It should be understood that the princi- 
plied to a memory, an output digital array data link or to ples of the invention are equally applicable to digital 
an analog image data link via a suitable digital to analog signal element arrays containing one million signal ele- 
converter. The other duplicate outputs 828 and 830 45 ments (lo00 x 1OOO). 
respectively feed one of the inputs of combiner/AND 
device combinations 832 and 834. The other input of a 
combination 832 is fed by an instruction array 836 from 
instruction source 794 and the output 838 of combina- 
tion 832 is coupled to the register A input via OR com- 
bination 814. Thus the digital one elements of instruc- 
tion 836 indicate which array elements of data con- 
tained in register B are to be transferred to register A. 
Similarly, the other input of AND combination 834 is 
fed by an instruction array 840 from instruction source 
794. The output 842 of AND combination 834 feeds the 
input bus 778 via OR combination 806. Thus the digital 
one elements of instruction 840 indicate which array 
elements stored in register B are to be applied to input 
bus 778. 
The outputs 782 a-f of the various arithmetic and 
logic devices in arithmetic unit 760 are respectively 
gated in response to instruction arrays 842 a-f from 
instruction source 794 so that in effect different opera- 
tions may be formed with respect to different array 
element locations. The digital one elements of each 
instruction array indicate which output elements, from 
which devices are to be applied to the output bus 782 
The heart of the instruction and data sources is an 
instruction register 860 which is schematically illus- 
trated in FIG. 32u Instruction register 860 is composed 
of memory devices for temporarily holding or storing a 
50 plurality of digital arrays. For simplicity five memory 
devices 862,864,866,868 and 870 are represented. Each 
of the memory devices stores a four-element digital 
signal array. Illustrative digital states of the array ele- 
ments are colored in the memory device representations 
55 when black corresponds to a digital zero state and white 
to a digital one state. The first three memory devices 
862,864 and 866 are associated with an operations code. 
Since the three arrays correspond to three binary levels 
of significance there is the capability of providing eight 
60 different array instructions to the arithmetic unit 760 of 
FIG. 31. The three memory devices 862-866 feed an 
instruction decoder 871. Instruction decoder 871 has 
eight output arrays. One of the output arrays 872 feeds 
the adder instruction 842a while another feeds the in- 
65 struction to one of the two-input logic devices 770 such 
as an AND device. While more than eight decoder 
outputs (and consequently more than three bits of sig- 
nificance) are required to feed the many different in- 
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struction arrays required in FIG. 31 the illustrative 
embodiment of FIG. 32u has been limited to a three 
significant bit operations code for ease of understand- 
Basically, each instruction decoder output array is 
sensitive to a different one of the eight possible digital 
codes from the three memory devices 862,864,866. For 
example decoder output 872 is responsive to a l,l,O 
digital code and decoder output 874 is responsive to a 
l,O,l digital code. Since according to the illustrative 
states of memory devices 862-864, the first row, first 
co lum elements of arrays 862,864 and 866 are respec- 
tively the digital states l , l ,O then the corresponding first 
row, first column of output array 872 is digital one. 
Thus the instruction issued to the adder 766 of FIG. 31 
indicates that the first row, first column element of 
output 872 be loaded into register B. Since that code is 
not present for the other element positions of instruc- 
tion register arrays 862-864, only that element of the 
result of the addition is loaded into register B. Effec- 
tively then the arithmetic unit added only the first row, 
first column elements of the register A contents and the 
input bus 778 contents. Other operations can be done on 
other array element positions simultaneously. For ex- 
ample, according to the illustrative states of memory 
devices 862-866, all three other element positions have 
the digital code 1,0,1 indicating an AND operation 
which is decoded onto instruction array 874. Thus two 
or more different operations can be performed simulta- 
neously on different elements or regions of array data. 
The other two memory devices 868 and 870 of in- 
struction register 860 are considered to represent a 
memory code indicative of which images contained in 
memory should be put together to form the data source 
792a shown in FIG. 326. Since only two arrays are 
used in this simple example there is the capability to 
address only four memory images, images 0, 1,2 and 3. 
Memory elements 868 and 870 feed memory address 
decoder 800 which has four output arrays b, 11, I*, and 
13. Output b has digital one in each element position 
where the array 868 and 870 have the digital code 0,O. 
Similarly, the other outputs have a digital one in ele- 
ment positions when the digital code equals the image 
number. Since according to the illustrative digital states 
in memory devices 868 and 870, the bottom righthand 
element has the digital code 1,l array I3 has a digital one 
in that position. Furthermore, according to the illustra- 
tive digital states, the top lefthand element is to be taken 
from image I), the bottom lefthand element from image 
1, the top righthand element from image 2 and the bot- 
tom righthand element from image 3. 
FIG. 326 indicates a memory organization of image 
memories 0-3. Each memory holds three arrays for 
three bits of significance. Each array has four elements. 
Thus the memory is organized to contain effectively 
four signal images of four elements each with element 
position in each image memory representative of the 
integers from 0-7. The memory arrays are gated by the 
associated memory address decoder outputs or masks in 
AND units 890,892,894,896. The three arrays for 
image 0 are separately ANDed with bin AND unit 890 
to form three output arrays 898, 900 and 902 which 
respectively have the same states as the 22, 21 and 20 
image 0 memory arrays only in the top left position 
indicated by b and have digital zero in the other posi- 
tions. The outputs of the other AND units 892496 are 
similarly related to the respective memory decoder 
outputs or masks 11-I3 and the respective memory im- 
ing. 
26 
ages 1;3. The output of each of the.AND units 890-896 
for each of the three binary order of significance are 
applied to three 'ts 910-914. The OR units 
910-914 combi ed images for each order of 
5 significance. R unit is associated with an order 
of significance and is supplied with a gated memory 
array for that order of significance from each AND 
device 890-896. Thus as an example the 21 OR device 
output has in the bottom right a digital one state which 
10 it derived from the bottom right of the 21bit plane Mem- 
ory image 3 as reauired bv 12. 
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Havini descri&d illuskaiive embodiments of the 
invention, it should be clear that numerous modifica- 
tions are within its spirit and scope. It should be clear 
that devices for processing two-dimensional arrays of 
very few signals have been illustrated for only ease of 
understanding and that the principles of the invention 
are equally applicable to extremely large arrays of sig- 
nal elements. While the description of the embodiments 
has concentrated primarily on optical signals it should 
be clear that many of the principles of the invention are 
equally applicable to electron beam X-ray, electromag- 
netic radiation and other forms of radiant energy capa- 
ble of being imaged. Therefore, it is intended that the 
invention be ascertained with reference to the following 
claims: 
What is claimed is: 
1. A memory device for storing the digital informa- 
tion in an input array of radiant energy digital signals 
characterized by ordered rows and columns compris- 
radiant energy logic means having a pair of input 
surface locations for receiving a pair of separate 
radiant energy digital signal arrays and an output 
surface location adapted to transmit a radiant en- 
ergy digital signal array; 
means for coupling one of said input surface locations 
to said output surface location in a manner for caus- 
ing regenerative feedback. 
2. The device of claim 1 in combination with a clock 
radiant energy array signal source and wherein said 
coupling means includes gating means responsive to 
said clock source. 
3. The device of claim 1 in combination with an erase 
radiant energy array source and wherein said coupling 
means includes gating means responsive to said erase 
source. 
4. The memory device of claim 1 including another of 
said input surface locations responsive to one of said 
pairs of input digital radiant energy arrays and a store 
radiant energy array input which indicates which ele- 
ments of said one of said radiant energy arrays becomes 
stored in said memory device. 
5. The memory device of claim 4 including gating 
means connected between said another of said input 
surface locations and said one of said input surface loca- 
tions for transmitting to said one of said input locations 
only elements of said one of said radiant energy arrays 
which are in corresponding row and column positions 
to digital one elements of said store radiant energy ar- 
ray. 
6. The memory device of claim 5 wherein said gating 
means is an AND logic device. 
7. The memory device of claim 1 including gating 
ing: 
65 I means connected-between said one of said input &fa& 
8. The memory device of claim 7 wherein said gating 
locations and said output surface location. 
means is an OR logic device. 
4,052,705 
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9. The memory device of claim 3 wherein said gating combining said erase source and said regenerative feed- 
means is and AND logic device. back prior to gating by said AND logic device. 
10. The memory device of claim 3 wherein said cou- 11. The memory device of claim 10 wherein said 
pling means further includes a combining means con- AND logic device is connected to said one of said input 
nected to said AND logic device and being responsive 5 surface locations. 
to said erase source and said regenerative feedback, for * * * * *  
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